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ABSTRACT 
The results of a literature survey a re  presented with circuit 
diagrams and block diagrams of the most desirable methods of 
analog-to- digital conversion. 
which explains the theory of operation and some of the problems 
encountered in the designs. 
There is discussion of each technique 
A versatile voltage amplitude comparator is reported with 
suggestions for its use in all basic encoder types and with design 
procedures which will  provide increased voltage sensitivity. To 
indicate further the use of the comparator, a three (3) bit encoder 
design is presented. 
The results of a reliability analysis performed on a twelve 
(12) bit decoder prototype designed and constructed by Ford Instru- 
ment Company a re  reported. 
ACKNOWLEDGEMENT 
This report has been prepared for the Navigation Branch, 
Astrionics Division, George C. Marshall Space Flight Center, 
Huntsville, Alabama under Contract NAS8-5341. 
The authors wish to acknowledge the assistance of 
Professor Longino A. Woodman, Director, Bureau of Engineering 
Research, in  handling administrative details of the work. The 
valuable work of Mr .  Tommy D. Steele and Mr .  Hubert T. Nagle, 
student assistants, in drawing the figures and performing the 
reliability analysis calculations herein is gratefully acknowledged. 
Also, the authors a re  particularly grateful to Mr. Hugh Taylor 
and Mr.  George Kirby of the Astrionics Division for their excellent 
counsel during the work period. 
I 
I 
,1 
I 
TABLE O F  CONTENTS 
Fig. 
1. 
2. 
3. 
4. 
5. 
6. 
7. 
8. 
LIST O F  ILLUSTRATIONS 
Title Page 
Electron Beam Deflection Tube for Coding- - - - - - - - - - - - - - - - - - - - - - 6 
8 
Coding Tube with Quantizing Grid and Circuit Schematic - - - - - - - - - 10 
Schematic Sectional View of Cylindrical Coding Tube- - - - - - - - - - - - 12 
Sheet Beam Coding Tube-------- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
Block Diagram of Cascade of One-Bit Encoding Stages---------- - 14 
Circuit Diagram of One-Bit Encoding Stage-------------------- - 14 
Block Diagram of High Speed Encoding System - - - - - - - - - - - - - - - -- - 17 
Logic Diagram for High Speed Encoding System- - - - - - - - - - - - - - - - - 18 
- iv - 
LIST OF TABLES 
Table Title Page 
- v -  
1 
I 
1 
I. INTRODUCTION 
There has been considerable effort expended in the study of 
electronic analog-to-digital converters by several investigators whp 
have had different objectives in mind. 
summary of the more attractive techniques which vary in classification 
from low precision - high speed to high precision - low speed. Some 
of these techniques require very sophisticated and unique design pro- 
cedures while others are  conventional and thereby versatile to some 
extent. 
Section I1 of this report is a 
In surveying the literature concerned with analog-to-digital 
converters there seemed to be a need for accurate voltage amplitude 
comparison in most all techniques. 
vary with each method of conversion which indicates the need of ver- 
satility in a single comparator or the use of a specialized design in 
each converter. Section 111 presents a method of comparison which 
is versatile with respect t o  voltage encoding range, encoding speed, 
and which may be utilized in all encoders requiring comparators. The 
versatility of this comparator is discussed extensively and the necessary 
modifications which would specialize this comparator for several appli- 
cations a re  presented. Also, a unique encoder design is included which 
illustrates the use of the basic comparator. This particular encoder 
is suitable for high speed operation with relatively low precision and 
it does not require sample and hold circuitry which is a considerable 
advantage over some encoders. The use of the basic compare circuit 
to perform each stage of comparison suggests that it may be prepared 
in  module form which would increase its value a s  a versatile com- 
parator. 
The types of comparison required 
-1- 
The results obtained from testing the Ford Instrument digital- 
to-analog converter a re  tabulated in  Section IV to illustrate the s t ress  
levels of all components and the difference in s t ress  levels experienced 
by using several types of transistors. Since the converter is only a 
workable prototype the reliability figures obtained wil l  not be accurate 
for an integrated circuit design using this same scheme, but the pro- 
cedure followed in the reliability analysis and the relative amounts that 
each stage is stressed should be useful in calculating a theoretical 
reliability figure and in the determination of the operating reliability 
of an integrated circuit design. 
- 2  - 
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11. ELECTRONIC AD CONVERSION METHODS 
In the past few years, high-speed analog-to-digital conversion 
techniques have enjoyed a rapidly increasing demand. 
of conversion is increased, the precision and the reliability of the device 
suffers to the extent that in  some designs obtaining the required precision 
and the desired reliability is impossible and in other designs impractical. 
This suggests the decision of whether or not to sacrifice precision and 
reliability for speed and alludes to the desirability of optimum conversion 
with respect to high precision and reliability with a substantial increase 
in speed. 
When the speed 
Considerable effort has  been expended in the literature survey 
to uncover and summarize the techniques of AD conversion which will 
allow practical devices to be constructed so that they wil l  demonstrate 
sufficient reliability and speed for specified precision. 
the design procedure in a manner such that the desired precision may 
be specified and the reliability of the device may be calculated and improved 
to lie above a specific value. This procedure is very desirable in that 
once the amount of desired precision is established, the above mentioned 
considerations can be used in producing a highly reliable device which 
will  operate at the given precision. 
This has focused 
There a re  several terms used in the literature and in this report 
which a re  defined below: 
DIGITIZING TIME is the time required to convert a particular 
value of an analog signal to a digital word. This includes pulse 
sampling time. Terms which are used synonymously with dig- 
itizing time a re  BIT RATE and CONVERSION RATE. 
PRECISION refers to the number of binary bits being used i n  
representing a pulse. 
CONVERSION ACCURACY is the accuracy with which the 
converter measures the height of each input pulse. 
- 3-  
QUANTIZATION is the process of dividing the total input 
amplitude range into finite steps and arranging that input 
voltages falling within each step produce one and only one 
output pulse group. 
QUANTIZATION ERROR is the difference between the analog 
signal being encoded and the decoded value of the digit pro- 
duced by that stage.' 
CONVERTER RELIABILITY is a measure which indicates 
how long a converter will produce rated precision accurately. 
Electronic analog-to- digital conversion techniques include 
coding tubes, feedback encoders, parallel encoders, time-base encoders, 
and solid-state encoders. All  of these techniques will be discussed 
in the following sections and systems using them will be illustrated. 
A. Coding Tubes 
The idea and practice of utilizing beam coding tubes to 
encode an analog signal has been in existence for some time, but 
the use of them has been very limited. 
use is inexplicable in view of the low cost involved, the high speeds 
that can be attained, and the simplicity of encoders which use coding 
tubes. It is understood that the use of these tubes in airborne equip- 
ment is prohibited by certain problems which arise; however, their 
use in ground equipment seems desirable. 
The reason for their limited 
There are four basic types of coding tubes, (1) those using 
a point electron beam, (2) those using a sheet electron beam, 
(3) those using a cylindrical sheet electron beam, and (4) those 
using a segmented sheet electron beam. All  of these a re  cathode 
'; Superscripts refer to references at the end of each chapter. 
- 4 -  
'Ii 
!I  i
I :  
I 
ray tubes in which the electron collecting screen is replaced 
by a binary coded mask and a segmented collecting screen. 
1. Point Beam Coding Tube 
A point beam coding tube consists of an electron gun, 
horizontal deflection plates, vertical deflection plates, coding 
mask, and a segmented collecting plate a s  indicated in Fig. 1. 
The coding mask is aligned with the horizontal and vertical def- 
lection plates so that the existence of particular voltage values 
on the plates will  focus the electron beam to a particular point 
on the coding mask. 
the electron beam passes through the coding mask and is collected 
by the segmented collecting plate. 
the appropriate segment of the plate may be used to indicate a 
"1". However, i f  the beam strikes a point on the coding mask 
that is not an aperture, no electrons wil l  be collected by the corres- 
ponding segment of the collecting plate so that this output may be 
used to represent a ''0". 
If this particular point lies in an aperNre 
The output current taken from 
The vertical deflection plate voltage is a pulse representing 
. *  the magnitude of the analog voltage to be digitized by the tube. A 
linear sweep voltage is used a s  the horizontal deflecting voltage so 
that the beam sweeps across the coding mask periodically. It is 
necessary that the pulse applied to the vertical plates remain at a 
constant height during the horizontal sweep across the coding mask. 
If the pulse remains at a constant value during the sweep across the 
coding mask, the segmented collecting plate wi l l  collect the electron 
beam in a manner so that the output currents wil l  represent the 
pulse height in digital form. These output currents wil l  occur in 
a sequence corresponding to the sweep time across each segment 
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of the collecting plate. Referring to Fig. 1, the electron beam 
is deflected to point a when the pulse is applied to the vertical 
deflection plates and sweeps across the mask along line a-b 
corresponding to one complete cycle of the linear sweep voltage 
applied to the horizontal deflection plates. 
11 1 1  
It has been mentioned that the voltage applied to the vertical 
deflection plates must be constant during the encoding of its analog 
value. 
will produce the sequence of pulses which represents the height of 
the voltage applied to  the vertical deflection plates. ActuAlly, the 
voltage applied to the vertical plates is a pulse obtained by sampling 
the analog voltage which is to be encoded. 
must be at least the length of time required for the electron beam to 
traverse the entire height and width of the coding mask. 
between the application of the sample pulses must be at least a s  long 
a s  the pulse width, because the same amouht of time is required to 
relax the electron beam. 
This certainly must be true i f  the sweep across the apertures 
The pulse time width 
The time 
The apertures in the coding mask form the sixteen levels 
which the tube is capable of encoding. These levels a re  represented 
in Fig. 1 on the coding mask by an aperture arrangement which is 
based on an 8-4-2-1 binary code. If the coding mask is designed 
for more than four bit encoding it becomes necessary to use a Gray 
code so that a slight misalignment of the horizontal deflection plates 
will not cause an e r ror  in the encoding process. A Gray code has 
only a single bit change from one level to another. 
2. Sheet Beam Coding Tube 
It has been mentioned that the encoding time resulting from 
the use of a point beam coding tube is approximately the time required 
- 7 -  
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for the beam to sweep upward to the appropriate level and to sweep 
across the coding mask. If the electron beam is focused and screened 
a s  shown in Fig. 2 the time required to sweep across the coding mask 
is eliminated so that the encoding time is approximately the time required 
to raise the sheet electron beam to the appropriate level. Therefore, 
the encoding time is reduced and there is no need for sweep circuitry. 
Additional elements a re  needed to  produce the sheet beam, however. 
Also, the individual outputs obtained from the collecting plate occur 
simultaneously so that a sheet beam coding tube is a parallel encoder 
and a point beam coding tube is a serial encoder. Theoretically any 
desired precision may be obtained simply by increasing the number of 
levels on the encoding mask. However, for practical use only eight 
to ten bit precision is obtainable because of the physical s ize  of the 
tube needed to produce this precision. This is reasonable since the 
number of levels required varies a s  2 where n is the desired precision, 
and when n is large the voltage required to move .the sheet beam from 
one level to another becomes very small so that the tube is unable to 
distinguish between voltages with very small differences. 
n 
There is a common problem to both point beam and sheet beam 
coding tubes which is caused by the beam striking the coding mask at  
a level exactly half-way between two adjacent levels so that the output 
results in two "pulse groups." This problem has been solved effect- 
ively by inserting a horizontal array of grid wires in front of the coding 
mask which separates the levels represented by the apertures in 
the coding mask a s  illustrated in Fig. 3. 
a quantizing grid, divides the input signal range into a numher of equal 
steps and positions the electron beam to the proper level for the code 
corresponding to the voltage step within which the signal amplitude 
sample falls. This is accomplished by an electrical feedback path to 
the vertical deflection plates. 
1 2 
The grid, usually called 
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Although initial coding tube designs involved vacuum tube 
circuitry, more recent designs a re  compatible with transistor 
circuitry. 
the output currents from 5 to 100 microamperes. 
have demonstrated that the coding tube can be used in a simple 
and economical way to produce a technique for encoding an analog 
signal which is very fast, reliable, accurate, and capable of reason- 
ably high precision. 
The deflector voltages range from 1O-to 20 volts and 
Previous designs 
3. Cvlindrical .Beam Coding Tube 
A cylindrical coding tube is shown in Fig. 4. This type 
of coding tybe represents the most recent development in coding 
tubes and provides a method of encoding which is practical for 
high precision. It has been used to encode samples of an analog 
signal at sampling frequencies up to 10 Mc and higher with 8 bit 
precision. This particular tube is 2.6 inches in diameter, 10 
inches long, and has a weight of 0.67 pounds. 
The electrons emitted from the cathode a s  shown in Fig. 4 
emerge from an aperture in  the inner cylinder with an initial velo- 
city that is determined by the voltage V, which is the analog pulse 
to be digitized. A constant retarding potential exists between the 
inner and outer cylinders so  that the electron beam is focused on 
the coding mask. 
and the segmehted collector plate is formed in the shape of a 
cylinder just inside the coding mask. The electron beam traces 
out a deformed spherical shape a s  it travels from the cathode to 
the collector plate. 
capable of higher precision than the other type tubes. 
relative size and weight make it much more desirable than any 
electronic analog-to-digital converter of the same precision. 
The coding mask is part of the inner cylinder 
This type has increased accuracy and is 
Also, its 
- 11 - 
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4. Segmented Sheet Beam Coding Tube 
It is conceivable that a segmented sheet beam coding tube 
could be constructed so that the number of beam segments represents 
the precision of the encoding tube. 
would be no need for the coding mask to represent all possible levels. 
In fact, each beam segment would only have to represent one or two 
levels so that a plate with an aperture at the level representing the 
Using this segmented beam there 
TI I 1  1 level would suffice a s  a coding mask for each segment. It seems 
desirable to consider the segmented sheet beam coding tube for use a s  
a high precision encoding device because of i ts  simplicity, speed, 
reliability, and accuracy. 
B. One Bit Encoding Stages 
A popular method of converting a decimal number into a 
binary number involves comparing the decimal number with successive 
values of 2 raised to a power. When the largest power of 2 that can 
be subtracted from the  decimal number with a positive remainder is 
determined, the subtraction is carried out and the process is con- 
tinued until the desired precision of binary representation has been 
attained, or until the remainder has been reduced to a desired level. 
This procedure can be performed by electrical networks a s  will  be 
explained in the following paragraphs. 
The block diagram of Fig. 5 indicates the components 
needed to perform the digitizing of a pulse representing an analog 
value. 
The explanation of the AD converter can be accomplished by assuming 
that a pulse of magnitude V, is compared with a reference voltage 
which is the mid-value of the encoding range and is represented 
This is analog-to-digital conversion with three bit precision. 
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FIG. 6 - CIRCUIT DIAGRAM OF ONE-BIT ENCODING STAGE 
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by % in the diagram. If V, is greater than R,, D, = 1 and Df = 0. 
Di is decoded in the digital-to-analog network in such a way that 
when the result is added to  V,, it corresponds to the subtraction 
of the binary weighted voltage of D, from V,. The difference in  
these two voltages is then applied to the comparator in the second 
stage which operates in the same manner a s  the first stage except 
that the binary weight of D, is smaller by a factor of 2. However, 
i f  Vs is less  than %, Dl = 0 and Di = 1. In this case, Di is decoded 
in such a way that zero is subtracted from Vs in the addition process. 
The three stages a re  identical except for the DA converter which 
decodes according to the binary weight of each bit. 
any number of these stages may be connected in parallel to pro- 
duce a very high precision converter, but later discussion will 
indicate that the number of stages which may be used is limited. 
Fig. 6 shows the circuit diagram for a one bit encoding 
stage.6 The sampled analog voltage is applied to the base of tran- 
sistor T,, which has a fan out of two; one branch of the signal 
dirves the comparator, the other is transmitted to a pulse summing 
circuit. The comparison is accomplished by cascading two current 
switches whose digital output provides current 0 or I to the summing 
circuit. 
+ 
comparator. These currents a re  shifted to - 1 / 2  by the zener 
diode translation network. The product of the output current of 
this network and the resistor R provides one of the input voltages 
to the summing circuit. The summing circuit produces an out- 
put voltage by adding the voltage from the digital-to-analog net- 
work to the input voltage of that stage. 
the input to the next decoding stage. 
Theoretically, 
The current is 0 o r  I, depending upon the state of the 
This output voltage provides 
The combined function of the 
-15- 
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digital-to-analog network and the summing circuit is to produce 
the difference, Vsn - Dn 
stage, D, is the digital output of the nth stage, and 2n is the 
binary weight of the nth stage. 
2n, where Vsn is the input to the nth 
The emitter -follower circuit transistor, T,, provides 
the high input impedance necessary for the interconnection of the 
one-bit stages and its low output impedance minimizes the effect 
of undesirable switching transients. There is a small voltage 
drop between the base and the emitter which does not effect the 
accuracy of the encoding unless there is a sufficient number of 
stages cascaded. 
provided by taking the output signal from the negative side of a 
silicon diode biased in the forward direction. 
small voltage drop between the base and the emitter of T,. Both 
of these voltage drops contribute to e r ror  in the representation of 
V, so that for accurate high precision this technique is not suit- 
able. Actually, only 5 or 6 bit precision is possible without error .  
If transistors with smaller voltage drops between base and emitter 
a re  used, higher precision would be possible. 
is approximately 12 nanoseconds per bit,. 
Partial compensation for this voltage drop is 
There is also a 
The encoding time 
There a re  other types of feedback encoders, such a s  
programmed feedback encoders, nonprogrammed feedback encoders, 
and self balancing encoders. These types require more components 
and circuitry than is necessary with an encoder constructed of one 
bit encoding stages. 
an excellent technique of digitizing an analog signal. 
The cascading of one bit encoding stages is 
The block diagram of a system of three bit precision is 
The three bit precision is obtained using three shown in Fig. 7. 
one-bit encoding stages. The sampler and sample pulse generator 
- 16 - 
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a re  described in a later section on peripheral components. The 
logic diagram is shown in Fig. 8 and the types of logic circuitry 
used are illustrated in Fig. 9A and 9B. This particular system 
was  designed by Robert V. Cotton, Eugene Goldberg, and Albert 
F. Tillman.* 
C. Two Bit Encoding Stages Using Delay Channels 
The block diagram of an experimental encoder is shown 
in Fig. 10. 
able, accurate, and high speed operation. For the theory of 
operation consider an analog current signal of arbitrary value, 
but within the encoding range, applied to the input. This current 
splits into the three main channels each having a different time 
delay which is proportional to the amount of time allowed for each 
signal to propagate through each main channel. Each main channel 
has isolation circuitry to prevent transmission back through the 
signal source. 
channel since +he outputs of the other channels are not applied to 
its input and each sub-channel has isolation circuitry. Also, each 
sub- channel has isolation circuitry. The three sub-channels of 
the first main channel are used to determine in which quarter of the 
maximum encoding range the analog input lies. These quarters are 
represented by 00, 01, 10, and 11 in binary form but at the output 
of the sampling and threshold circuitry they wil l  appear as the app- 
ropriate currents representing the binary values. If ''0'' is the 
current representing zero and "Irr is the current representing one, 
the four quarters of the encoding range would appear a s  000, 100, 
1x0, and in at the output of the sampling and threshold circuitry. 
The logic circuitry a s  shown in the block diagram is used to convert 
these possibiltties to 00, 01, IO, and 11 which a re  the Erst two 
This encoder is capable of high precision with reli- 
This, of course, is not necessary for the first main 
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outputs of the sampling and threshold circuitry a re  also routed 
D. Time-Base Encoders 
In the past time-base encoding has been the most widely 
used of the analog-to-digital encoding techniques. 
encoder uses a linear sweep voltage which has a maximum value 
that is greater than the maximum value of the analog voltage that 
is to be encoded. A s  the linear sweep voltage begins its positive 
increase from zero, a binary counter begins counting in a manner 
that is proportional to the time-base of the linear sweep voltage. 
The calibration of this counter is such that i t s  digital output repre- 
sents the magnitude of the sweep voltage at any given time. When 
the sweep voltage becomes equal to the analog voltage gating 
circuitry is used to stop the counter, trigger the digital output 
reading circuitry, and to trigger the storage circuitry so that 
the magnitude of the analog voltage is recorded in digital form. 
The counter is then reset to zero so that when the linear sweep 
voltage begins its next cycle the counter can begin counting for 
the representation of the next analog value. 
This type of 
- 23 - 
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The basic problems of this type of encoding are  the 
readings at irregular intervals caused by sweep nonlinearities 
and reference level inaccuracy. Also, ambiguous readings a re  
obtained from the counter caused by the counters changing during 
the readout pulse time. lo One of the key problems is the gener- 
ation of the sweep. 
this produces particular problems when high accuracy is aimed 
at the linearity of this sweep.ll 
An exponential sweep is normally used but 
The desirable features of this type of encoding are  repre 
sented by the simplicity of the circuitry, ease of construction, 
and the requirement of only a few basic circuits. However, a 
large number of these basic circuits a r e  needed. 
E. Peripheral Components 
There are several components that a r e  needed a s  per- 
ipheral equipment in the design of analog-to- digital converters 
which a re  not directly related to the conversion techniques but 
a r e  necessary in the construction of an analog input-digital 
output device. 
converter which has an analog signal as the input, some con- 
version techniques require the analog signal in pulse form so 
that the converter must contain a sampling device capable of 
sampling at a particular rate. The rate of sampling must be 
compatible with the conversion technique being employed. There 
a re  two types of sampling devices that exhibit desirable character- 
istics for use in relatively high speed converters. 
If it is desired to construct an analog-to-digital 
A pulse representing an analog value must, necessarily, 
have a r ise  time, a pulse time-width, a pulse height, and a 
relaxation time. 
place during the time-width which is the time that the pulse height 
The conversion of the pulse height must take 
- 24 - 
is maintained. The rise time is the time allowed for sampling 
the analog signal which is the time required to raise the output 
voltage of the sampler from zero to a value representing the 
analog signal at a particular time. In high speed systems, it is 
desirable to  keep the pulse r i se  time to a minimum so that maximum 
time will  be allowed for digitizing in a given cycle. 
higher precision and higher accuracy possible with the conversion 
method being used. 
This makes 
1. Diode Bridee Samder  
A sampling technique which performs favorably to the 
above conditions involves the use of a diode bridge network a s  
shown in Fig. 11. The diodes used in the bridge network must 
have a low forward resistance so that a short charging time is 
achieved and they must also have a high back resistance so that 
the discharging circuit will  have a large time constant. 
charging time determines the rise time of the pulse and the dis- 
charging time determines the decrease in pulse height during 
a certain pulse width time. The capacitor connected to the out- 
put of the diode bridge should have a value which results from a 
compromise between a small  value for fast charging and a large 
value for slow discharging. 
used is fast, a small value of C may be used without appreciable 
e r ro r  because it is not necessary to maintain the pulse height for 
a long length of time. Conversely, a large value of C is necessary 
if  the AD conversion method is slow. 
The 
If the AD conversion technique being 
"The analog driver for the bridge is a double emitter 
follower consisting of T,, T,, and T,, which provide the necessary 
low impedance driving source. This low impedance is necessary 
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to minimize the voltage drop so that the output pulse wil l  be 
an accurate representation of the analog value. The output 
impedance of the driver has been measured at less than 10 
ohms and is capable of delivering a 3 volt peak-to-peak signal 
into 20 ohms. 
to the 3 db point. The sampler output emitter follower consists 
of transistors T, and T, which has an input impedance in  excess 
of 1 megohm."12 
The measured frequency response is 200 MC 
A pulse generator that is compatible with the above 
sampler is shown in Fig. 12. 
is the output from the program generator which indicates when 
the analog voltage is to be sampled by producing a pulse at the 
input of the pulse generator. 
the desired output pulse. It is amplified by the common emitter 
transistor at the input and shaped with respect to r ise  time, 
pulse width, and relaxation time by the diode pulse generator 
using the 1N903 diode. 
is supplied by the parallel connection of three common emitter 
transistor configurations which a re  operated in parallel a s  a I 
class C amplifier. The diode pulse generator was first reported 
by Boff, Moll, and Shen.I3 The pulse characteristic is the result 
of a discontinuity exhibited by certain solid-state diodes which may 
be used to generate nanosecond pulses. 
ponents of the output pulse containing the discontinuity are  cancelled 
by the return of the reflected wave which is a result of the app- 
lication of the pulse to  a shorted transmission line whose length' 
determines the pulse width. 
exhibited rise and fall times a s  short as one nanosecond measured 
at the half-amplitude points, repetition rates from 10 MC to at 
least 50 MC, and relatively high output power into low impedances. la 
The input for this pulse generator 
This input pulse is used to produce 
The power to this diode pulse generator 
The low frequency com- 
This type of pulse generator has 
- 27 - 
2. Tunnel Diode Sampler 
A circuit which can be used in the sampling process 
and which is capable of relatively high speed operation is shown 
in Fig. 13. 
sistor (such a s  2N917 o r  2N2218) acts a s  an isolator and term- 
inates the signal line properly.15 
is connected through a resistor to the threshold tunnel diode. 
It is called a threshold tunnel diode because it determines the 
level of the incoming singal and transforms it into digital infor- 
mation. 
memory tunnel diode. The memory diode stores the value of 
the output from the threshold tunnel diode. The interrogation 
pulses and the reset  pulses a re  applied through resistors to the 
threshold diode and the memory diode respectively. The signal 
pulse which is supplied by the collector of the common-base 
transistor can never fire the tunnel diode because i t  is biased 
beyond the tunneling region. However, i f  the signal range is 
from 0 to 10 ma the negative interrogation pulse, which has an 
amplitude of 20 ma and a pulse width of one nanosecond, will 
switch the threshold tunnel diode on and off in less  than one nano- 
second. The tunnel diode wi l l  not fire at all i f  the signal value 
is between 10 and 20 ma. The memory tunnel diode is reset  
by a positive, one nanosecond wide, current pulse of about 15 
ma in amplitude. 
before the interrogation pulse so that it is prepared for the 
next output of the threshold diode. 
operating at a 200 Mc sampling rate. 
The common-base connected high frequeney tran- 
The collector of this transistor 
This tunnel diode is connected through a resistor to the 
The reset pulse occurs a few nanoseconds 
This circuit is capable of 
A pulse generator which can be used to generate the 
interrogation and reset pulses is shown in Fig. 14. The input 
I 1  
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pulse from the program generator is preamplified by the 
common-base connected transistor (2N2219) and is further 
amplified by the four high-frequency medium-power transistors 
in a push-pull arrangement. 
and into a symmetrizing transformer which is connected to 
a charge-storage diode (Type SSD 558). 
diode symmetrical voltage ramps (12 V, 0.4 nanosecond r ise  
time) are  generated. These waveforms run through two delay 
lines of different length and add up to a pulse (1OV, 1.0 nano- 
second wide) at  the output of the generator. The diode across 
the output reduces the baseline noise. 
They work into a tuned circuit 
At  both ends of the 
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III. A VERSATILE COMPARATOR FOR ENCODING DEVICES 
A. INTRODUCTION 
In the design of electronic alalog-to-digital converters 
and certain encoding devices there is a need for voltage amplitude 
comparators that a r e  simple, reasonably fast, and in most app- 
lications highly sensitive to small differences in voltage amplitudes. 
The need of simplicity and speed is apparent when consideration 
is given to nonprogrammed feedback encoders, parallel encoders , 
and some programmed feedback encoders when they a re  designed 
for high precision operation. These applications do not necessarily I 
require a high degree of sensitivity because of the type comparisons I 
that a r e  performed. Each compare circuit needs only to be capable 
I 
of indicating whether or not the analog voltage is greater than 
value is so near, but greater than, the reference value that a certain 
a I 
particular reference voltage. For example, when the analog signal 1 
I 
compare circuit e r ro r s  in a less-than reference value indication, 
the resulting analog signal value is at least twice the value of any 
succeeding compare circuit reference voltage so that all the re-  
maining compare circuits yield a greater-than reference value 
indication and the e r ro r  is not greater than the least significant 
bit. The speed of the compare circuits used in these same types 
of encoders must necessarily be fast in view of the number of 
comparisons that a re  required to  encode a single analog value. 
I 
Other encoding techniques, such as successive approximation l 
and time base encoding, use  only a single compare circuit.2J3 
The compare circuit used in  an encoder which is designed to 
encode an analog value by making successive approximations 
- 33 - 
to it will  be required to perform as  many eomparisons a s  
there a re  bits of precision so that the speed of comparison 
must be relatively fast to maintain a reasonable conversion 
word time. 
sensitive to small voltage differences i f  high precision is to 
be obtained utilizing this technique. Comparators used in 
time base encoders a re  required to constantly monitor the 
difference between the analog signal voltage and the reference 
voltage and to produce a desired switching pulse when this 
difference is within a certain tolerance range. 
range determines the required sensitivity of the comparator 
and is the minimum error  of the encoding device.5 
Also, the compare circuit must be extremely 
This tolerance 
The optimum comparator would have diversity with 
regard to performing all of the above mentioned comparisons 
to the desired specifications in each technique of analog-to- 
digital conversion. Excellent methods of voltage comparison 
for specific functions a r e  presented in the 7~ 'J 
B. A VERSATILE COMPARATOR 
A compare circuit which utilizes the switching characteristic 
of a single tunnel diode and which has demonstrated sufficient versa- 
tility for use in several of the above mentioned encoding techniques 
is shown in Fig. 15. 
- 34 - 
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E 
4 1, 
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I 
FIO. 13- THE COMPARE CIRCUIT 
-3s- 
The reduced equivalent circuit can be obtained using Thevenin' s 
Theorem. The equivalent Thevenin voltage and resistance are, 
r e  spectively , 
ET = 
and 
vS E 
+ - + -  + -  va 
Ra RS R 
1 + -  + -  1 1 + -  1 - 
R, Rs R, R 
1 - 
1 1 
R 
+ - + -  1 + -  1 - RT - 
Ra RS Rl 
Then, the current through the tunnel diode is 
ET - vo I =  - - 
RT RT 
From equation (3) and by consideration of the characteristic 
curve of Fig. 16, it is apparent that i f  Vo = Vp, the values of 
E, Ra, Rs, and Rl can be adjusted so that the current that will 
switch the tunnel diode to its high voltage state is 
T 1 
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Fl6.16- TUNNEL DIODE CHARACTE RlSTlCS 
AND SWITCHINB LOAD TIME 
-37- 
It is desirable that the coefficient of Vp remain constant 
through particular variations in Ra. This can be accomplished 
by adjusting R, so that compensation for the variations in R, is 
attained. This corresponds to maintaining a constant Thevenin 
resistance with respect to the tunnel diode. To illustrate this, 
for n >  0, an integer, n R let Ra = 2 R, Rs = R, and R, = - 
2-2-n so that 
and +2-nva + vs + E 
4 ET = 
Also from Eqs. (2), (4), and (5) 
E - 4 V p  
- 
IP - R 
For a particular tunnel diode Ip and Vp are  known S O  that a 
suitable choice of the bias voltage, E, wil l  uniquely define the 
normalizing resistance, R, in equation (7). 
ection of the bias voltage wi l l  force the comparator to reset  
after it has been switched to the high voltage state and the 
analog voltage is reduced to zero. 
parison of sampled pulse amplitudes which a re  normally used 
in nth stage encoders. 
A proper sel- 
This is convenient for com- 
The current through the tunnel diode is now 
-38 - 
which indicates that a reference value of Vs - > -2-"va will  
yield I - > 
state. If it is desired to use p of these compare circuits in  
an encoding device to encode 
and the diode wi l l  be switched to its high voltage 
an analog voltage using p binary 
bits, a comparator circuit design with n = 0 will  correspond 
to the least significant bit comparator and one designed with 
n = p will be the most significant bit comparator. 
by the 2-" factor, all comparisons to be performed at the 
same reference voltage and the pulse representing a certain 
analog signal amplitude can be reduced by a factor of 2-" to 
allow a wide range of comparisons to be performed at a con- 
stant voltage sensitivity. 
This allows, 
A negative direct voltage may be used for cbmparisons 
of pulse amplitudes s o  that E and Vs may be appropriately 
combined to provide considerable simplification of each stage. 
An appropriate combination voltage, V,, would produce an 
equivalent current through a resistor-. 
a r e  combined into a single source, the combination of R and 
R, may be replaced with - yielding further circuit reduction. 
This reduced form for an nth stage comparator is shown in 
Fig. 17. 
R 
2 If these voltages 
R 
2 
A s  previously mentioned, some encoding techniques 
require a single compare circui t  which constantly monitors 
the difference between the reference voltage and the analog 
pulse amplitude. In some time base encoders a sawtooth voltage 
is used a s  a reference and in  successive approximation encoders 
a stairstep reference corresponding to the addition of binary 
- 39 - 
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8 
I 
I 
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I 
Fl6.17-REDUCED EQUIVALENT CIRCUIT 
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I 
weighted voltages is used. 
of these encoders can be constructed by letting R, = R, Ra=Rs, 
and using the appropriate reference voltage, V,. 
of Ra and R, can be varied for different analog voltage ranges 
to produce a reasonable sensitivity in each case. 
A suitable comparator for either 
The value 
For example, 
(v,) Peak - - E , which yields Ra = Rs = KR = R (V,) peak . 
KR R E 
The peak value of V, is the maximum analog voltage value 
that the encoder wil l  be required to encode. 
Thevenin voltage and resistance a re  
The corresponding 
Va + V, + KE 
K + 1  
1 
2 
- ET = 
and 
V,) Peak 
an application factor. The corres- E where K = 
ponding cur ren t  through the tunnel diode i s  
r 
L 
S O  that Va + V, = 0 must yield the necessary switching current. 
1 2 (K + 1) 
I 
IP = R K vP 
(9) 
- 41 - 
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I 
I 
Since Ip and V known for a given tunnel diode and 
the application factor is known, a suitable choice of the 
bias voltage again uniquely defines the necessary value of 
normalizing resistance. 
be a negative sawtoothvoltage if the comparator is to be 
used in  a time base encoder and it would be a negative stair- 
step voltage for use in  a successive approximation encoder. 
The proper selection of the bias voltages in these comparators 
would provide the necessary periodic resetting of the corn- 
parator. 
are  P 
The reference voltage, Vs, would 
Table 1 shows the reference voltage types, the 
resistor values, and the Thevenin voltage and resistance 
for each of the applications mentioned above. 
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TABLE 1 
COMPONENT VALUES FOR VERSATILE COMPARATOR 
Component 
Ra 
RS 
Rl  
VS 
ET 
RT 
R 
rype of Comparison 
nth 
Stage 
Compara tor  
ZnR 
R 
R 
2-2n 
Negative dc 
4 
R 
4 
- 
E - 4 V p  
- 
Sue ce s sive 
Approximation 
-43 - 
KR 
KR 
R 
Negative 
stair step 
- 1 V a + V s + K E  
K + 1  
vP 1 2(K + 1) 
Time 
Base 
KR 
KR 
R 
Negative 
sawtooth 
- 1 V a + V s + K E  
K + f  
8 
I 
It has been mentioned in the above discussion that when 
the basic compare circuit is used to perform p comparisons that 
ali of them wi l l  be performed with the same sensitivity. 
strate this consider the change in Va needed to produce a current, 
9, in each of the p stages which is equal to 2 (IIR). 
*hat the voltage change in Va is binary weighted in the same manner 
as the p stages a re  binary weighted so that the percent change in 
Va required to produce an identical change in the tunnel diode current 
is the same for all stages and the voltage sensitivity throughout 
the p stages is, therefore, the same. 
To il lu- 
P This shows 
With regard to sensitivity, consideration should be given 
to how accurately the tunnel diode can be used to indicate the con- 
dition 2-Va + Vs = 0 when V, or Vs, or both, a r e  other than steady 
direct current voltage levels. 
the correct switching action for switching currents considerably 
greater or less  than 1pl1 12, but in this application there is need 
for an accurate indication of the condition I = I 
accuracy is desired. For nth stage comparison the e r r o r  in the 
output wil l  be no greater than the least significant bit in view of 
previous discussion. The value of the normalizing resistance, R, 
can be used to adjust the voltage sensitivity to some extent by varying 
the ratio, R (2-%, + Vs) ,  which is the difference in Ip and the 
operating current. of the diode. This adjustment may not always 
yield tolerable results for  wide voltage ranges which are to be 
encoded. 
Certainly the tunnel diode will yield 
i f  a high degree of P 
1 
The sensitivity of the basic compare circuit can be increased 
by using a saturating difference amplifier a s  shown in Fig. 18. This wil l  
provide the amplification of - (2-nVa + V,) so  that conditions very 1 R 
- 4 4  - 
E 
4 
SATURATI N G 
DIFFERENCE 
AMPLIFIER 
'R 
-v* 
FlC3. 18- HWHLY SENSITIVE COMPARATOR 
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I =  
I 
1 
1 
i 
1 
I 
8 
I 
I 
8 
near 2-"va + Vs = 0 are  more distinguishable and it will  
provide the necessary limitations in  tunnel diode current for 
large values of 2-Va + Vs. It may be more desirable to accept 
the tolerance of the original compare circuit for nth stage com- 
parison because of the increased complexity in the encoder. 
However, for succesive approximation and time base encoders 
the addition of the saturating difference amplifier seems very 
desirable in view of the dependence of the encoding accuracy on 
the accuracy of a single comparator. 
acteristic of the amplifier is shown in Fig.19 with 1, less than 
the maximum forward current of the tunnel diode. 
The desired transfer char- 
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C. AN ENCODER USING Nth STAGE COMPARATORS 
1 
1 
The circuit of Fig. 20illustrates the use of the basic 
comparator in performing the encoding of an analog voltage 
with three bit precision. Normally the comparators of an 
nth stage encoder provide only the necessary comparisons 
and the encoder contains other components to prepare the 
analog value for each stage of comparison. The output of 
each compare stage in Fig. 19 indicates the appropriate bi- 
nary digit and it also provides the necessary adjustment of 
the reference voltage in each of the following stages which 
corresponds to a reduction of the analog value by weighted 
binary values. 
The reduction in analog value is made possible by 
an appropriate adjustment of the weighting resistor, Rwn, 
which will  adjust the short circuit tunnel diode current by 
5 
Rwn 
is achieved by restricting the  Thevenin resistance to the 
same value for each comparator. This value of Thevenin 
R resistance may be represented as- where C - > 4. The C 
minimum value of C is dependent on the reference voltage 
chosen a s  wil l  be shown in the following discussion. 
in each of the successive stages. Accurate reduction 
In the present encoder it seems desirable to vary 
the amount of current produced by the reference voltage 
in each stage rather than vary the amount produced by the 
analog signal in view of the manner in which the outputs 
are used to adjust the tunnel diode currents in successive 
2R stages. If Ra = R, R,, = R, Rs, =- 
T 7  3 '  
e, = ~ " s  
vnh 
= a constant since a constant Thevenin resi st.anc e 
-48 - 
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a 
WD-----\/cI 
I 
1 
9 -49- I 
produces the same tunnel diode high voltage state, V d  
in each stage, then, the required weighting resistances 
is hn = - Zn a s  determined from the requirement R c, 
Rwn ZnR 
Calculation of the Thevenin resistance for each stage 
using the above resistor values and equating the result to - C 
will  yield the following compensation resistor values: 
R 
R 
RlO = c - 3  
- R - R1l C - 712 - C, 
R - 
R12 C - 1514 - 312 C, 
The resulting tunnel diode currents for the three stages a r e  
ClVl -v, + c,vo + 2 + E  - cv, 1 7% I, r -  - 
R 4  
(14) 
VS 
Cl 
where v,h = v,h = v,h - -  andV,, V,, andV, have 
low voltage state values less than Vp. 
which w t i l  switch the diodes are 
The minimum currents 
-50 - 
1 
R Ilp =- ( E - CVxp) 
These switching conditions indicate the values of Va that 
will prevent each comparator stage from switching to the 
high voltage state when a positive pulse of magnitude Vs 
occurs. The values are  
The analog voltage would always be compared to the refer- 
ence voltage in the n = 0 stage. However, in the n = 1 - 
stage, it is compared with either - 1VS or 3vs + C1V0L 
2 2 
depending on whether or not the n = 0 stage is in the high 
or low voltage state. 
n = 2 stage depends on the state of both previous comparators 
and the possible comparisons a re  with 
The comparison performed by the 
C J l ,  5vs 7% ClVlL . 
+ ClVOL -!- 2 + -  - + CIVOL’ 4 -
IVS 3vs 
. _ _ -  4 ’ 4  2 ’ 4  
-51- 
If a particular comparator output is in the low voltage 
state it wil l  produce a small e r ror  current in  all successive 
stages which wi l l  not exceed 7.5% of S in either of the n=l  
or  n = 2 stages. 
analog voltage values, but for any analog value the e r ror  is 
less  than the least significant bit value of 2. Additional stages 
4R 
would increase the percent e r ror  until further addition would 
not be practical. The inverting transistor stage at the output 
of each comparator which is necessary to vary the comparison 
voltage level can be used to eliminate this e r ror  i f  it is properly 
biased to clip the low voltage state. This inverter can also be 
used to compensate for the fan out e r ro r  of each comparator 
with a suitable gain adjustment. 
resulting in values of compensation resistance required, it 
was assummed that the inverter exhibits high input resistance 
with respect to the Thevenin resistance and low output resistance 
with respect to the weighting resistance. 
V 
R 
This maximum er ror  occurs only for particular 
V 
In the previous manipulations 
The encoder wil l  encode analog signals from zero to 
minus 2Vs which indicates that positive signals must be inverted 
and a sign bit used or  that the analog signal be decreased by 
Vs If the signal is 
decreased by Vs before it is encoded the encoding would be 
shifted to include the range -Vs to +Vs which would appear a s  
zero volts for +Vs and -2Vs for -Vs. The output corresponding 
to the low voltage state of the tunnel diode in each compare 
stage represents a binary zero and the output Corresponding to 
the high voltage state represents a binary one. 
direct current volts before it is encoded. 
Resetting of 
- 52- 
8 
I -  
1 
1 
8 
II 
the tunnel diodes can be accomplished by providing a sufficiently 
negative direct current in the absence of the positive switching 
pulse, which is provided in this encoder by the always negative 
input voltage. 
voltage ranges, the output voltage levels, and the binary code. 
The addition of the sign bit as mentioned above would provide an 
additional bit of precision and eliminate the necessity of shifting 
the voltage range. 
Table 2 indicated the encoding ranges, the shifted 
-53- 
R 
1 -  TABLE 2 
VOLTAGE LEVELS AND BINARY CODE FOR THE NTH STAGE ENCODER 
Analog 
Volt age 
3vs -vs to - -4 
VS VS 
- 7 , t o - -  4 
vS 
to 0 -- 4 
vS 0 to- 4 
S 
V 
4 2 to - 
vS 
vS 3vs 
2 to- 4 
3vs toVs  
4 
Shifted Range 
Applied to 
Encoder 
7vs -2vs to - 4 
S 
3v 
2 to -  
7% - 
4 
5vs to - 3vs -- 2 4 
to  -vs 5vs -- 4 
3vs -v, t o  - 4 
vS 
to  -  
3% 
2 
-- 
4 
vS 
t o  -- vS 4 -- 2 
vs t o o  - -  
4 
Output Voltage 
Levels 
vo 
VL 
vL 
V L  
VL 
vh 
vh 
vh 
vh 
Vl 
V L  
vL 
'h 
vh 
V L  
V L  
vh 
vh 
vL 
vh 
V L  
vh 
VL 
vh 
V L  
vh 
Binary 
Code 
000 
001 
010 
011 
100 
101 
110 
111 
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The reference voltage for this encoder is a periodic 
positive pulse of amplitude Vs and of sufficient pulse width 
to allow signal transmission through the three compare stages. 
If the frequency of the reference voltage is sufficiently high 
with regard to the highest frequency component of the analog 
signal, there is no need in sampling and holding the analog 
signal before it is encoded in view of the speed of the encoder 
which is primarily dependent on the switching speed of the 
tunnel diodes. 
can be accomplished by monitoring the output of the center 
stage. For higher precision encoding it may be necessary 
to provide sample and hold circuitry. 
An accurate account of the digital word periods 
-55 - 
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W. RELIABILITY ANALYSIS OF FORD INSTRUMENT DECODER 
I 
I 
An experimental reliability analysis was performed on the 
Ford Instrument Decoder shown in Fig. 21.' The results of this 
analysis illustrate the stress levels of all components and the 
difference in s t ress  levels experienced by using several types 
of transistors. 
the reliability figures obtained will not be accurate for an integrated 
circuit design using this same scheme, but the procedure followed 
in the reliability analysis and the relative amounts that each stage 
is stressed should be useful in calculating a theoretical reliability 
figure and in the determination of the operating reliability of an 
integrated circuit design. 
Since the converter is only a workable prototype 
The first step in the experimental analysis was to determine 
The following a useful reliability equation for time sensitive items. 
equation was found to be adequate: 
R (0, t) = e +if 
The probability of survival (R) from time zero to time (t) equals 
the negative exponential of the ratio of the operating time (t) to the 
mean-time-between failure 6). 
The mean-time-to/between-failures for a system (T) equals 
the sum of the products of the component adjusted failure rates (Fr) 
divided into one million. 
product of the generic failure rate (GF,), the number of identical 
components used (N), the operating mode factor (Kop). and the 
application factor (KA). 
rate of the redundant components equals the generic failure rate 
This adjusted failure rate (F,) is the 
If the redundancy is present, the failure 
- 57 - 
vwc VREF 
RLI NPN R L ~  
I 1  
,R,u 
" "  
FIG. 21- FORD INSTRUMENT DECODER 
-58- 
of one of the components times the redundancy factor (Kr).2 
The final equation is shown below: 
The first quantity to be determined was the application factor 
(KA) 
for the silicon transistors. Similar charts were used for the 
collector and base resistors and the germanium transistors. 
The ambient temperature (T,) was assumed to be 25°C. 
In finding (KA) , the graph shown in Fig. 2pwas used 
The next step was to determine the ratio of operating 
power to rated power. 
was determined to be 500 milliwatts; for the base resistors, 
250 milliwatts. 
by the following equation: 
Rated power for the collector resistors 
The rated power for the transistors is described 
P = Tj - T, 
K 
The junction temperature (To) and the constant (K) were given 
on the transistor characteristics. 
2N619 transistors was  calculated to be 386 milliwatts; for the 
2N1034 transistors, 250 milliwatts; for the 2N428 transistors, 
150 milliwatts. 
actual measurements made with the decoder in operation. The 
measurements a re  presented in  Table 3, while the results 
3 
The rated power for the 
The operating power was determined from 
-59 - 
FIG, 22- APPLICATION FACTORS? KA- 
TRANSISTORS, SILICON 
-60- 
obtained from this data a re  shown in  Table 4. Thus, with the 
ambient temperature and the ratio of operating power to rated 
power, the application factor (KA) was read directly from the 
curves of Fig. 22. 
The second quantity to be sought w a s  the generic failure 
rate 
data to be, €or the resistors, 0.57; for the transistors, 0.86; 
and for solder joints, 0.005. The operating mode factor (KoP) 
w a s  determined to be one, assuming the decoder is to be used 
in a laboratory computer. No components a r e  redundant; there- 
fore, the redundancy factor (K,) equals one. 
quantizie s determined, the mean-time -to/between-failure w a s  
calculated using equation (27). These calculations a r e  summarized 
in Table 5. 
The generic failure rates were found from tabular 
Thus, with these 
The last step w a s  to substitute the mean-time-to/between- 
failure (T) into equation (26), thus  fixing the reliability a s  follows: 
Though this reliability analysis is only an approximation, 
there a re  several assumptions that were made which shcdd be 
mentioned when considering the dependability of the foregokg 
aqalysi s. They a r e  listed below: 
The cozldition of digital inputs representing 
2048, or 2047, was considered the most 
critical state for the decoder. 
1. 
2. The operating power for the transistors was 
approximated by the product of collector current 
and coilector-to-emitter voltage. 
- 61 - 
3. All application factors were read from the 
ratio of operating power to rated power equal 
to 0.1 curves, though the actual ratios were 
substantially smaller. 
4. The application factor (KA) for solder joints 
was assumed to be one. 
5. All  joints were assumed to be soldered and the 
total number of such joints was approximated 
at 108. 
6. The decoder was assumed to be operating at 
room temperature 25OC. 
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TABLE 4 
OPERATING POWER 
Tran- 
sistor 
A 
B 
C 
D 
E 
F 
G 
H 
I 
J 
K 
L 
Collector 
Resistor Power 
N P N  
( M W  
0 
7.7 
3.8 
1.9 
1.0 
0.5 
0.2 
0.1 
0.1 
0.03 
0.02 
0.01 
15.4 
I. 2(10-4) 
1. 6(10'4) 
1.3( lom8) 
7. 3(10-4) 
1. 6(10-4) 
5. 25(10-8) 
6.6( 
9.5(10'?) 
3. 7(10-12) 
1.53( 
2. 8(10-8) 
Base Resistor 
Power 
NPN 
(MW: 
0 
.9 
7.1 
6.7 
2.0 
2.1 
5.2 
2.1 
1.7 
0.3 
3.9 
1.9 
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PNP 
(MW) 
43.5 
2.9(10-") 
2.5(10-') 
1.2(10-8) 
8(10-5) 
2.9(10") 
3. g(10-3 
0 
1 (10-8) 
1. 4(10e8) 
4. 8(10'8) 
3. 3(10-9) 
Transistor 
Power 
NPN 
( u  w) 
0 
67.4 
23.5 
9.6 
0.9 
1.3 
0.8 
0,3 
0.15 
0.05 
0.05 
0.01 
17.3 
30.4 
25.5 
0.16 
25.6 
24 
38 
0.28 
0.23 
0.09 
0.13 
0.01 
m 
W 
J 
4 
E 
a 
%I 
0'0 
E 
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m u  
8 x 
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0 
dl 
cj 
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